stacking of devices in 9 track library

Status
Not open for further replies.

Somashekhar

Member level 2
Joined
Jan 4, 2010
Messages
47
Helped
9
Reputation
18
Reaction score
8
Trophy points
1,288
Location
India
Activity points
1,538
Hi all,

What is the disadvantage of stacking of devices in standard cells..?
 

alirez.m.f said:
Salam
Do you mean that stacking transistors in a cell like NAND for more inputs?
Click to expand...

No..
Below sqaure is Nwell.. And inside shape is moat.. What is the disadvantage of putting moat this way..? I mean two PMOS one below other..
__________________________________________
| _________ |
| |______ | |
| ______| | |
| |_________| |
|__________________________________________ |
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…