[STA] Capacitance Report

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hello All,

How can I report the capacitance violations? What command should I use?
When should I report the capacitance violations?
How does the report look like?

Thank you!
 

I got same violation for max capicitance but what should i do to remove it is there any way i can resolve max_capacitance violation like setup and hold.
 

You need to buffer the path.
 
Reactions: mail4idle1

    V

    Points: 2
    Helpful Answer Positive Rating
    M

    mail4idle1

    Points: 2
    Helpful Answer Positive Rating
"report_constrain -max_capacitance -verbose" - does the command report constraints or violations?

- - - Updated - - -

dftrtl said:
You need to buffer the path.
Click to expand...

Should the buffers be inserted by P&R tools?
Might the capacitance violations be fixed by up-sizing the driving cells (cells, which drive the violated net)?
Are the capacitance and fanout violations the same thing? Why does synthesizer not fix these violations automatically?
Do the capacitance violations usually appear after P&R?

Thank you!
 

What i found is synthesis tool will take default library value for capacitance which result in no DRC violations even after synthesis or after P&R but if you choose other value you will get violation after sythesis as well as after P&R using STA in primetime. so is it really need to change default valus for capacitance or is it best to use default value from library??????????
 

Synthesis generally uses wire model to report load voilations. You can change wire model accordingly reflecting your technology node.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…