Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SRAM worst case read and write margin

Status
Not open for further replies.

praneethrajkanakam

Newbie level 6
Joined
Jan 17, 2013
Messages
14
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,283
Activity points
1,377
Hi

what is worst case read and write margin in SRAM ?

How do we measure it ?
 

Read margin is defined as the bit line differential when you turn on the sense amplifier. During a read operation the bit lines discharge....so the bit line with 0 data will discharge a differential is created between bitline and bitline_bar. Once it reaches a value where you have sufficient difference between the two , the sense amplifier is fired so that you have the right data (0 or 1). it depends on the quality of sense amplifier how much value it needs to correctly detect a 0 or 1.

Write margin is kind when you writing into the bit cell. This is compilcated to measure but usually write time is large as you have more time to write into the bit cell. but the same idea applies here too with respect to the bit cell internal latch nodes.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top