SRAM layout

Status
Not open for further replies.

unix_amr

Junior Member level 1
Joined
Feb 5, 2020
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
261
Hello everyone;

I am designing a layout for a 6T-SRAM using Virtuoso Layout Editor based on TSMC 65nm PDK. I have drawn an isolated NP layer for each NMOS, but the layout area of SRAM is too large. Would it be possible to draw one large NP layer for all NMOS transistors?

Any help would be appreciated.
 

Sort by date Sort by votes
Yes all the NMOS can share a common NP layer.
Because NP layer just indicates their implant type, nothing else.
 

Upvote 0 Downvote
If you are following generic ground rules and using all ortho devices you are way behind the curve. The SRAM leaf cell is the key to it all, every legal cheat and trick applied and then negotiate some exceptions where another bit of area can be clawed back.

Often see SRAM-specific rules and flag-layers to back up all that.

Merging devices, using stretched S/D and gate poly for a very local interconnect, subminimum devices, it's all on the table in the 4-way chest bumping between design, CAD, reliability and marketing.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…