iamxo
Full Member level 4
- Joined
- Mar 22, 2006
- Messages
- 225
- Helped
- 16
- Reputation
- 32
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Southeast Asia
- Activity points
- 2,493
During read operation, the BL remains VDD (slightly down in simulation), while BL_ decrease or vice versur until the voltage difference is about 100mV (mostly). But what I could not understand is why both the bit line voltage rise to VDD after the access transistor is turned off. It's due to leadage?
Anyone could help me? Thanks in advance..
Anyone could help me? Thanks in advance..