Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Split capacitor topology in SAR ADC

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
341
Helped
21
Reputation
42
Reaction score
17
Trophy points
18
Activity points
2,961
Have you tried looking in the references he lists: Baker, WIlkner, Carusone ? Most likely explanation is in there.
 

    shanmei

    points: 2
    Helpful Answer Positive Rating

    ecsuriya

    points: 2
    Helpful Answer Positive Rating

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
421
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,421
The reference helps. Thank you,
 

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
421
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,421
Not directly related.

This shows the mapping. Assume in the LSB array, a capacitors connect to Vref, and (8-a) connect to gnd. The Vref map to the Vb is scaled by 1/2^6.
Thanks.

cap.PNG
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top