Sizing of single port 6T SRAM

[Kathan Shah]

I am designing single ported SRAM with 6T cell. I am using cadence virtuoso.The components would be write circuit, precharge, sense amplifier, 6T cell, address decoders. It has to be 4 banks of 256 bits so muxes would also be required. How do I size each of them? All I know is about sizing 6T cell to minimum so it saves area.

 

[rca]

that's the job.

 

[Kathan Shah]

Do you mean there is no other method except doing smart brute force like sizing? I was thinking of doing some sweep.

 

[jbeniston]

Look up SRAM butterfly curves. You can't have all the transistors in the 6T cell as minimum.