Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

simulating power delay product in Cadence IC?

Status
Not open for further replies.
O

oermens

Advanced Member level 2
Joined
Nov 19, 2005
Messages
525
Helped
107
Reputation
220
Reaction score
44
Trophy points
1,308
Location
canada
Activity points
3,988
How does one simulate PDP or EDP (energy delay product)? Which parameter is normally varied? I want to obtain this result for a source-coupled logic MOS circuit I came up with but don't know how to go about simulating it. Would I sweep bias current, supply voltage or something else? Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top