Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Setup & Hold Time Analysis

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
setup hold time analysis

whr v r using Setup & Hold time analysis?... H to perform it?...
 

elecs_gene

Member level 2
Joined
Dec 20, 2005
Messages
52
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,797
hold time analysis

hi
it is quite crucial for u to use set up & hold time analysis,because if they are not met,then ur sequential ckts might not function.it might result in loss of data or atleast a delay in the data.for eg,if the set up is not met,then previous data is latched.as for as i know,we don't generally have hold violations because,the clk2q delay takes care of the hold time..
i really don't know how these are taken into account in h-spice...
 

mystique_unbound

Junior Member level 3
Joined
Dec 25, 2005
Messages
25
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,546
io hold time explanation

Set up and hold time violation plays a major role in the working frquency of the circuit .

consider a combi circuit followed by a flop .

for the output to be stable set up time and hold time of flop to be statisfied

setup time : data stays for a period min tsu before clock arrival .
hold time : data stays valid for a period min of thold after clock arrival .

setup time decides your worst case behavior of the circuit
hold time decides your best case (shortest delay ) of the circuit
 

Resistance

Member level 4
Joined
Dec 24, 2005
Messages
74
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
2,034
set up time hold time analysis

Hi ,

jus think over the concept how a D ff will work without violation..

Any controlled storage device latch or ff will need to have data stable before and after the clock edge for proper transmission to Q output.. u violate that simple the device fails.. It hits the functionality directly and hence cant be taken lightly..

Set up violations after amnufacture can be accepted as u decrease the max freq of operation and the job s done but hold violation occurs.. jus throw the chip out of the window.

Y hold violation not given importance then because with present tech ClK TO q DELAY TAKE CARES OF hold time violations..

Regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top