deepen talati
Junior Member level 1
We are placing lockup latch in between 2 FFs which are placed in 2 diff. clock domains. And we are making our latch to operate on negative edge of source clock cell. At that time setup and hold time of latch will also come into picture na? So it won't cause any error?? Please clear the doubt