What do you mean “internal pins”? Do you mean module ports? Why do you even need to do that? If you have a clock constraint the tool should take care of meeting timing. Do you maybe need a MULTICYCLE constraint? Also, maybe the signal you’re trying to constrain is getting optimized away.