Input delay --> Sets input delay on pins or input ports relative to a clock signal.
means time given to outer world.
Output delay --> Sets output delay on pins or output ports relative to a clock signal. means time taken by design.
Hi,
I read all your answers and still can't clearly understand what those timming are about.
My final ideia is that as setup and hold time on the output ports..but it doesn't make much sense..
Any help?
Many thanks!
Curious to know about it that's why thought of asking - Though I am branching from original question, but fundamentally it is same -
Question - Lets say I came up with chip-A which satisfactory Input/Output delays(in my constraints); Now this chip I am going to put it on borad in which Chip-A is connected to chip-B which is made by another company (defiantly they will alos have their Inout/Output delays) - So if ALL chips has I/O delays don't you think so it will affect overall board delay??
Please share your insights from bigger picture prospective.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?