I have a question about the SERDES terminations methods. In the DDR world, we have different termination specs for LPDDR, DDR3(SSTL), DDR4/5(POD).
Is this the same story in SERDES world? Are PCIe, SATA,XAUI, etc having different terminations? Where can i find the summary of those termination methods?
Yes. I wanted to do that. However I'm not familiar with SERDES standard organizations and document. I know I can get DDR4/5 standards from JEDEC website.
How do I find SERDES standards? If you can point me one, that will be very helpful.
If you are looking for the standard. SERDES uses CML or Current Mode Logic. The term SERDES describes the upper layer protocol for the Serilaizer and Deserializer.
You can have SERDES that uses some other differential standard like LVDS, but the majority of high speed mulit-Gb type interfaces use CML.
Never heard that termination depends on protocol. In my eyes this makes no sense.
I've just tried to find this information in the given document. Which page are you referring to?
Never heard that termination depends on protocol. In my eyes this makes no sense.
I've just tried to find this information in the given document. Which page are you referring to?