Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have this : 0001, if I'd want to divide by 6:
count up 'till 0110(CNT <= CNT +1), then make an if x = "0110" then div6 <= '1'(this is written in VHDL, dont know how it should be in Verilog)
hi,
you can write synthesizable code for any language if you have hardware for it.
First work on hardware as reminder and modular operator are not synthesizable ,
then it will be easy for you to describe it in Verilog.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.