I have this : 0001, if I'd want to divide by 6:
count up 'till 0110(CNT <= CNT +1), then make an if x = "0110" then div6 <= '1'(this is written in VHDL, dont know how it should be in Verilog)
hi,
you can write synthesizable code for any language if you have hardware for it.
First work on hardware as reminder and modular operator are not synthesizable ,
then it will be easy for you to describe it in Verilog.