Non AMP

Search Delay for CAM

Thread starter swethabysani
Start date Feb 16, 2015

Status: Not open for further replies.

Feb 16, 2015

#1

S

swethabysani

Newbie level 4

How to find the search delay for CAM in cadence or hspice if a 4 bit array is taken?
Please help me.

Thanks
Swetha

Status: Not open for further replies.

Similar threads

L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
P
Incorrect sampling in a tapped delay line
- Started by Phrancees69
- May 9, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Terasic D8M-FMC Camera Module No UserGuide ?
- Started by embeddedesigner
- Feb 26, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
[SOLVED] Verilog Delay
- Started by stark43
- Jul 22, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design