Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SDC constraint inside Xilinx ISE

Status
Not open for further replies.

promach

Advanced Member level 4
Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
38
Activity points
10,356
Inside ISE timing constraint editor window, which following sub-section shall I use set_clock_group to solve the STA setup timing violation path #1 due to cross-clock signal ?

1629099893074.png


1629099903224.png
 

dpaul

Advanced Member level 5
Advanced Member level 5
Joined
Jan 16, 2008
Messages
1,700
Helped
316
Reputation
632
Reaction score
332
Trophy points
1,373
Location
Germany
Activity points
12,461
@promach ,
I cannot help you out with your direct question, but I never use it. But I have an advise for you.

If possible write your constraints in a plain text editor and add it to the ISE/Vivado project as needed. Not only does this approach help you to understand the constraints better but this skill of independently writing the constraints will also help if you are using another FPGA tool-chain from another FPGA vendor.
It would also help you if in the future you decide to work for ASIC development flow.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top