Nhan95
Newbie level 4
I'm design a digital PDK library using cadence. For basic gate such as not, nand, nor,... I draw schematic in transistor level using nmos and pmos. But for bigger IC like full-adder, DFF,... Can I draw it using basics gate that I drew above or draw completely in transistor level.