Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Scaling logic delay values with technology

Status
Not open for further replies.
R

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
205
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
what is the logic for scaling

hi,
I have a design implemented at 90G node, and the critical path consists of std cells only,, now i need to give a estimation on the speed of that design at 65GP ,i have two libs (90&65),, can any one suggest me to , whts the best way to estimate the delay @65
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top