RGMII (Ethernet) on FPGA?

Thread starter Aastik
Start date Feb 27, 2007

Status: Not open for further replies.

Feb 27, 2007

Aastik

Member level 1

rgmii fpga

Hi,

I want to know if anybody has successfully implemented RGMII (Reduced Gigabit MII) interface on FPGA. RGMII uses DDR (Double data rate) at 125Mhz. What I think is that it may not be straightforward to get FPGA working at 125Mhz with double data rate interface.
Seeking comments on this.

Thanks.

Status: Not open for further replies.

Similar threads

N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
Neural network Equalizer on FPGA
- Started by Sarvanisatya00
- Aug 26, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
PLL implementation through FPGA
- Started by sushl
- Dec 6, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design

RGMII (Ethernet) on FPGA?

Aastik

Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency