Non AMP

[SOLVED] requirment of memory behavior verilog model

Thread starter jiangwp
Start date Feb 25, 2005

Status: Not open for further replies.

Feb 25, 2005

#1

J

jiangwp

Guest

1. synchronal flash behavior verilog model (for Micron company);
2. page-mode SRAM behavior verilog model ;
3. page-mode ROM behavior verilog model

Feb 25, 2005

#2

T

tut

Member level 4

Try @
http://www.eda.org/fmf/fmf_public_models/

Mar 1, 2005

#3

S

seanwu

Member level 2

You can just download it from Micron Web.

Status: Not open for further replies.

Similar threads

J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] Signal coming as undefined in verilog behavioral simulation
- Started by bongosontan
- Mar 25, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
J
[SOLVED] memory compiler license cannot load correctly.
- Started by Jordon
- Jan 24, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
F
Simultaneous read and write in memory
- Started by fragnen
- Dec 10, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)