Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding IR Drop Analysis

Status
Not open for further replies.

arjun1110

Advanced Member level 4
Joined
Jul 3, 2008
Messages
101
Helped
27
Reputation
54
Reaction score
16
Trophy points
1,298
Location
Bangalore,India
Activity points
1,865
Hi,

For a given BEST (S_-40_1.1) and WORST (W_125_0.9) PTV corner,
Which is the worst corner to perform IR drop analysis? or In which PTV corner we will see high IR drop?

Please share your answer.

Regards.
 

amartyad

Newbie level 1
Joined
Oct 5, 2009
Messages
1
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
india
Activity points
1,285
hi arjun,
the worst condition or highest IR drop will be in BEST condition because the cells will be switching faster (rise-fall times lesser) and hence during clock rise-fall times, more flops & last stage clock buffers will contribute to peak current and you will see more IR drop
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
How capacitance does depend on the temperature? How does resistance depend?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top