Non AMP

Regarding ESD violation in physical Design

Thread starter Manochitra
Start date Jun 30, 2012

Status: Not open for further replies.

Jun 30, 2012

#1

Manochitra

Member level 2

hi...

What is ESD??..... Is this violation???...... How can I find it?

Jun 30, 2012

#2

yadavvlsi

Advanced Member level 3

Check this:
https://www.ti.com/general/docs/lit/getliterature.tsp?baseLiteratureNumber=SSYA010&track=no

Status: Not open for further replies.

Similar threads

O
ESD
- Started by omar97
- May 31, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
R
What is TCD cell in ASIC Physical Design?
- Started by Rashiba
- Oct 15, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] Power stripe violation near the macro boundary
- Started by Chenxin Jiang
- Apr 20, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
N
ESD.10g error in Cell in cadence layout
- Started by naqeeb93
- Oct 28, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] How to resolve Timing Violation in back annotation with post gate level simulation?
- Started by coshy
- Dec 27, 2023
- Replies: 15
ASIC Design Methodologies and Tools (Digital)