SivabalanBalasundram
Newbie level 4
Hello..i m a beginner user of systemC .how ever i m familiar with VHDL which i used in a modelsim platform..That why i never used a testbench in VHDL before.Can someone give me some reference which can be very useful for me to learn to create a testbench for me design later in SystemC... Thanks for reading