Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recovery & Removal Time

Status
Not open for further replies.

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
recovery and removal time

these r regarding async ips to the FF.

before the active edge of the clk, async signal should be stable for the period of recovery time.

similarly removal, after the clk edge, this much of the period async signal should be stable.
 

silencer3

Advanced Member level 4
Joined
Jun 3, 2003
Messages
112
Helped
17
Reputation
34
Reaction score
11
Trophy points
1,298
Activity points
1,057
async removal time

recovery is similar to SETUP requirement. This is generally used for ASYCN signals i/p to FF such as RESET.

removal is like HOLD requirement. This is generally used for ASYCN signals i/p to FF such as RESET.
 

hawk_chenbo

Member level 2
Joined
Sep 28, 2004
Messages
43
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
254
async recovery time

Recovery and Removal is the concept about the time between internal register clock and reset signal.
Recovery is the offset of the time when clock become asserted from the time when reset signal is desserted.
Removal is the offset of the time when reset become asserted from the time when clock signal is desserted.
 

deh_fuhrer

Full Member level 5
Joined
Jul 25, 2006
Messages
279
Helped
45
Reputation
90
Reaction score
18
Trophy points
1,298
Activity points
2,874
reset removal timing violation

A recovery time is a limit of the time between the release of an
asynchronous control signal from the active state and the next active clock
edge.

A removal time is a limit of the time between an active clock edge
and the release of an asynchronous control signal from the active state.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top