Abdo18
Newbie level 4
The analog design engineer made some modifications on the design layout in Cadence Virtuoso, and he wants me to check timing of the digital core in the modified design using SoC encounter. What file can he generate that I can read?