Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RCC post layout simulation problem

Status
Not open for further replies.

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
Hi all,

Currently I am simulating my opamp loop gain char by using stb analysis. The simulation results looks good for pre-layout simulation and also post layout simulation extracted CC. The problem happen when I use RCC, RC and R extractiion netlist for the post layout simulation. The phase at low freq seems to have almost 180 deg difference with pre layout simulation. Gradually, as freq increases, the phase plot will follow pre-layout simulation plot closely. Can anybody help me on this. Appreciate ur help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top