Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Qusetion about DDR frequencies

Status
Not open for further replies.

snoopy821215

Newbie level 4
Joined
Oct 18, 2008
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,319
Qusetion about DDR

Hello, I have some questions about ddr.
Why can DDR only work on some specific frequency?
Why a 66Mhz DDR can not work on 60Mhz?
And is there any method to let 66Mhz DDR work on 60Mhz?

Waiting for your answer :)
 

Re: Qusetion about DDR

DDR400 of coz can run DDR266, DDR333.

Because of the DDR SDRAM's DLL, the DLL's delay chain just can lock above 100Mhz Clock. so if the DLL cannot lock the input clock, it will fail.

but i just can tell you that there is method to let ddr running on 60 Mhz.
 

Qusetion about DDR

Hi yibai,

Thank you very much for your reply.
But it will be so good if u can tell me the method:)

Thank.
Regards,
snoopy
 

Qusetion about DDR

actually frequecy of SDRAM and DDR core is also about 133MHz, just because DDR use a prefetch technique (it means parallel got data from MEM core, and send data serial). so when SDRAM upto DDR product, port accessed frequecy will up to double 133M, it is 266MHz. when it upto DDR2 will improve to 533M.

It is right?

Ps:I have another interesting question: why DDR data bus has named DQ, so D means Data, but what is this "Q"? Some people said it is I&O write together more like Q....... so it is right?
 

Re: Qusetion about DDR

littlebu said:
actually frequecy of SDRAM and DDR core is also about 133MHz, just because DDR use a prefetch technique (it means parallel got data from MEM core, and send data serial). so when SDRAM upto DDR product, port accessed frequecy will up to double 133M, it is 266MHz. when it upto DDR2 will improve to 533M.

It is right?

Ps:I have another interesting question: why DDR data bus has named DQ, so D means Data, but what is this "Q"? Some people said it is I&O write together more like Q....... so it is right?

1. right.
2. maybe. JEDEC wants to say it DQ , it's DQ.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top