Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question on hold time of TSPC Flip-flop

Status
Not open for further replies.
R

Ravinder487

Full Member level 3
Joined
Jul 9, 2010
Messages
169
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Bangalore, India
Activity points
2,469
Hi all ,
I need clarification on hold time of TSPC(+ve edge triggered).As per my perception hold time for D=1 is zero(if we assume zero rise and fall times) and for D=1 it is delay of second inverter minus delay of first inverter.Is it right??
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top