Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about the ARM7 core ICE pin connecting

Status
Not open for further replies.

stephen_hu

Newbie level 2
Joined
Sep 28, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
hi, any one could help me to solving the ARM7 core ICE pin connecting.
I do not know how to connecting
thanks
 

littleyard

Newbie level 6
Joined
Jun 20, 2007
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,351
Do you get the related inplementation document from ARM? I think once you get the document, read it and then you will not have any problem!
 

ram

Advanced Member level 4
Joined
May 3, 2004
Messages
117
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Activity points
918
Hi you need to connect following signals to ICE -
nSRST : in std_logic;
nTRST : in std_logic;
TCK : in std_logic;
TDI : in std_logic;
TDO : out std_logic;
TMS : in std_logic;

please see the ICE pin map in relevlent documents.
 

stephen_hu

Newbie level 2
Joined
Sep 28, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
A7S
(
// Inputs
ABORT, // memory abort or bus error
CFGBIGEND, // big/little endian configuration
CLK, // clock
CLKEN, // clock enable
CPA, // coprocessor absent
CPB, // coprocessor busy
DBGBREAK, // EICE breakpoint/watchpoint indicator
DBGEN, // debug enable
DBGEXT, // EICE external input 0
DBGnTRST, // test reset
DBGRQ, // debug request
DBGTCKEN, // test clock enable
DBGTDI, // EICE data in
DBGTMS, // EICE mode select
nFIQ, // interrupt request
nIRQ, // fast interrupt request
nRESET, // reset
RDATA, // read data bus

// Outputs
ADDR, // address bus
CPnI, // not coprocessor instruction
CPnMREQ, // not memory request
CPnOPC, // not op-code fetch
CPnTRANS, // not memory translate
CPSEQ, // sequential address
CPTBIT, // processor in thumb mode
DBGACK, // debug acknowledge
DBGCOMMRX, // EICE communication channel receive
DBGCOMMTX, // EICE communication channel transmit
DBGnEXEC, // not executed
DBGnTDOEN, // not TDO enable
DBGRNG, // EICE rangeout
DBGTDO, // EICE data out
DBGINSTRVALID, // ETM Instruction valid indicator
LOCK, // locked transaction operation
PROT, // indicates code, data or privilege level
SIZE, // memory access width
TRANS, // next transaction type (i, n, s)
WDATA, // write data bus
WRITE // indicates write access
);

how to use the EICE signals, thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top