Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about spectre PSS/Pnoise on Sampling & Hold Cir

Status
Not open for further replies.

segabird

Member level 1
Joined
Nov 11, 2004
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
276
spectre pss pnoise

I have run a PSS/Pnoise analysis for my sampling & hold circuit. The
structure of circuit is switched capacitor, flip around with a
gain-boosted amplifier. When printing noise summary, I found the top 8
noise contributers (they generated 70% of total noise) are not from
main amplifier, but from gain boost amplifier (AUX amplifier). It's
pretty much way out of my imagination, the noisy amplifier is on the
signal loop though. My PSS/Pnoise setting up are like following:

PSS: 80M beat frequency, number harmonics: 20; time of stable: 300n,
maxacfreq: 1.6G
Pnoise: start: 1, stop: 40M (Nyquist); Max Sideband: 20; Timedomain:
time point 7.1n (hold end point)


To interpret the Pnoise results, I did a noise analysis with a linear
test bench for amplifier (main amplifier with AUX one) only, there most
noise contributers are input and current soure transistors at main
amplifier. It's very interesting that AUX amplifier has shown almost
nothing with total noise this time. Does anyone has any idea with it?
Thanks a lot.
 

switched capacitor noise pss pnoise

The following is the detail about previous question.

My circuit is a quite typical folded cascode amplifier
with pmos input. There are two AUX amplifiers working as gain booster
on cascode NMOS and PMOS, respectively.

There are several questions I want to figure out:


1. If I can count on PSS/PNoise analysis for the noise estimation?
Considering my circuit is working as switched capacitor way, looks like
I don't have so many choices to get noise info. Also, this circuit is a
Sampling & hold frount end stage for pipeline A/D, the next stage is
working as switched capacitor circuit too.
2. Is it correct that I choose "timedomain" within PNoise analysis? and
time point (for timedomain analysis) is same as S/H's holding end point
? should I change it to other kind of noise format within PNoise
analysis, like modulation, jitter or source?
3. In this case, what's the physical meaning of PNoise's output? Is it
really represent noise within this system?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top