Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[question] About Property Verification

Status
Not open for further replies.
J

jackson_peng

Full Member level 2
Joined
Apr 11, 2005
Messages
139
Helped
24
Reputation
48
Reaction score
9
Trophy points
1,298
Location
Shanghai, China
Activity points
2,380
what a property verification is?
and what the relationship does it with Assertion based verification?

many thanks
 

itis seam.
 

jackson_peng said:
what a property verification is?
and what the relationship does it with Assertion based verification?

many thanks
Click to expand...

There are 3 different assertion languages -- OVL, PSL and SVA.
PSL stands for Property Specification Language. A lot of times people equal PSL to assertion since it's an IEEE standard and it's been quite popular.

SVA is becoming an IEEE standard.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top