Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about PLL Jitter peaking

Status
Not open for further replies.

gggould

Member level 3
Joined
Apr 10, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
532
Hi,

Couple of questions about jitter peaking. My understand is it comes from insufficient PM around Open Loop Transfer Function zero crossing, which is about the PLL loop bandwidth. Am I correct?
But typically how do we address the peaking problem? Some paper says lowering wz/bw, other says it is a function of damping factor and fz/fp. I am not sure what is right / does people typically do.

For TYPE II 3rd order PLL, the pole zero location should be like
wp_dc_vco=wp_dc_LF->wz1_LF->wbw_pll=zerocrossing->wp1_LF?

Regards,
gggould
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top