Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about LEC (code problems)

Status
Not open for further replies.

hawk

Member level 4
Joined
Nov 27, 2001
Messages
76
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
384
verplex-LEC-Q

Hi fox,
I have a Q regards to LEC:
in the golden RTL I have put the following code-
always @(posedge clk or negedge rst_n)
if !rst_n
........

In the gate level (revised section) I have uploaded DFF With active low rst.

When i run compare in LEC, i got error on the rst path, regards to active low.
In the RTL section i got a not gate & in the gate level i didnt.
So.... this cause a functionality missmatch, which is not correct.
because the tech lib have an active low rst FF's.
Need your help to tell LEC how to deal with this.
Hawk.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top