Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The capacitor on the feedback path looks like it is there to reinforce a voltage change that has just made it to the switching threshold on the inverters. If this is true, it would help overcome the limited voltage gain of the inverters.
I think this circuit acts as some kind of restricting amplifier comparator . On output you should have high rise/fall time pulses when opamp output is floating around logic switch threshold voltage .
I think the feedback capacitor is like a speedup capacitor since it will act as a short then the inverter output is transitioning and thus will reinforce the comparator output.
During simulation such circuit behave like filter. Before transition, OTA charges grounded and feedback capacitors (propagation delay increased), when inverters begin act as amplifiers comparator switch faster.
I'd like to make more precise, can such circuit has been named as comparator with noise filter?
It's a positive feedback loop , to speed up the transition with hysteresis.
The first stage is an OTA, charging or discharging the first capacitor, depending on the input voltages. The voltage will rise or fall as the total output capacitance is charged/discharged, until the two cascaded inverters reach the high-gain region and "switch over" , where the output will pull up (or down) the input through the feedback capacitance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.