davorin
Advanced Member level 3
- Joined
- Jun 7, 2003
- Messages
- 901
- Helped
- 11
- Reputation
- 22
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Switzerland
- Activity points
- 7,349
Is this normal that Quartus requires VHDL files to appear in bottom-to-top order whereas it doesn't care vor Verilog files order?
Or is this just normal behaviour of the "use work.blah.moreblah" thingie?
Or is this just normal behaviour of the "use work.blah.moreblah" thingie?