Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Quartus II warning messages: need advices

Status
Not open for further replies.

arbalez

Member level 5
Joined
Jan 22, 2005
Messages
82
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
734
After doing full compilation of my design, i got the following warning messages. the documentation does not explain in detail on how to solve the problem. i do hope that somebody who had experienced this before could advice me.

Code:
Critical : Design Assistant Warning: Logic cell should not be used to generate inverted clock.
in Quartus docs, they said something about programmable invert but does explain in detail on how to use it. this is a problem of using inverter to provide oscillated signal.

Code:
Critical : Design Assistant Warning: Clock signal should not be a global signal.
why cannot?

Code:
Critical : Design Assistant Warning: Combinational logic used as reset signal should be synchronized.
i don't understand this message. every of my entity declaration and processes (in architecture) has their own asynchronous reset.

Code:
Warning: Design Assistant Warning: Design should not contain ripple clock structures.
again. inverted clock?

Code:
Warning: Design Assistant Warning: Clock signal source should drive only input clock ports.
how to define input clock ports?

Code:
Warning: Design Assistant Warning: External reset should be synchronized using two cascaded registers.
how to implement this?

some other questions. what is the technique usually used to reduce fan-out by coding (VHDL)? some of the components synthesized has fan-out more than its limit (50).

thanks in advace.
 

tkbits

Full Member level 5
Joined
Dec 4, 2004
Messages
242
Helped
39
Reputation
78
Reaction score
2
Trophy points
1,298
Activity points
2,209
Re: qu(at)rtus II warning messages: need advices

arbalez said:
Code:
Critical : Design Assistant Warning: Logic cell should not be used to generate inverted clock.
in qu(at)rtus docs, they said something about programmable invert but does explain in detail on how to use it. this is a problem of using inverter to provide oscillated signal.
If you are trying to build an oscillator, the typical simulation oscillator won't work. A working oscillator requires analog (nondigital) components to set its base frequency. If there is a built-in oscillator, you can use that. It probably does not exist, in which case, you will need to use an external oscillator.
 

sp

Full Member level 6
Joined
Jan 1, 2004
Messages
396
Helped
23
Reputation
46
Reaction score
2
Trophy points
1,298
Location
Floating Garden
Activity points
4,046
qu(at)rtus II warning messages: need advices

the easiest way is still to post ur code here (using the code tag) then it will b convenient & effective for people to help u....

regards,
sp
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top