Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Python for VHDL verification

Status
Not open for further replies.

Hanumantas

Newbie level 4
Joined
Apr 21, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ulm
Activity points
1,338
Hello All,

Is it better to learn Python for doing verification in Vlsi? Please give your suggestion, as I have started recently..
 

what is this python? and how it can be used in the vlsi? pls help me in this
 

Hello All,

Is it better to learn Python for doing verification in Vlsi? Please give your suggestion, as I have started recently..

My HDL
h**p://www.myhdl.org/doku.php/start

you can experiment with python MY HDL ...

if you prefer python ,just do it in python

I recommend System verilog
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top