Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PWM Generator Circuit for ASIC CMOS 0.18um

Status
Not open for further replies.

ryu_hayabusa

Newbie level 6
Joined
Sep 4, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hello, I am planning to use the PWM generator module in my CMOS 0.18um DC-DC boost IC design project. I will be using cadence virtuoso for my project. May I know where to find example circuit of the PWM Generators? I have been searching for it but couldn't find any. Just a simple circuit will do to test out the functionality in the CMOS 0.18um DC-DC boost. Thanks in advance ~
 

Boost converter probably wants a specialty flow. You can only
boost as high as your switch device breakdown, less the forward
diode.

For simplicity's sake I might suggest you look to the cheap
hysteretic style boost chips from outfits like ON Semi, Diodes
Inc and so on. But whether you can implement any of them
in the flow you're made to use, is for you to assess.

Hysteretic is not PWM, but PFM. They are pretty unconditionally
stable unlike linear PWM control loops.

At this geometry you ought to seriously consider a digital
engine. Still need a reference and a comparator, and a clock
resource. But the rest of it might be better off done with
a counter instead of a ramp generator, an accumulator
instead of an integrator, and so on. That's a hot topic right
now.
 
Thanks for your opinion. If that's the case, then I will just take verilog digital PWM module, run the RTL2GDSII flow then stream-in the GDSII in virtuoso instead. It will then create the mixed signal IC. Hope the foundry that will process this chip has no problem with this. Because previously I have done this steps, but failed during the LVS check on the streamed in digital GDSII.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top