Pulse extennsion in Fast to Slow clock crossing

Status
Not open for further replies.
N

niraj_m

Junior Member level 1
Joined
Sep 26, 2009
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Edison
Activity points
1,404
Hi ,

Anyone help me to know the circuit for pulse extender for a signal which is crossing from fast clock to slow clock.

Thanks in Advance
Niraj
 

Use a handshake protocol.
 

We would have used handshake mechanism if the signals generated is within the core of asynchronous interface . However here the 'cntrl' signal comes from standard APB bus wherein I have no option to ask the master interface to generate a hand shake signal . In such scenarios how do we extent the signal crossing faster clock to slower one .
 

Isnt there a way to tell this APB bus "hold on, Im not ready"? If not, how are you sure that you working on the slower clock wont miss some of the transaction requests coming from the faster bus?

one coarse way would be to use asynch flipflop to hold the request till your slower clock sees it and resets it, and hope you wont get requests faster than you can process. Neater would be to us a FIFO, this also that the rates match on the average.

-b
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…