Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I would say that synopsys is the first one and then cadence PKS. The graphical interface of PKS is not very efficient! the cadence tools may be faster thansynopsys, but the netlist produced by synopsys is better in timing & area.
There is no point to do a synthesis or even a physical synthesis without any constraint! The constraints are probably the most important thing and the most difficult task during the synthesis.
Both ambit or synopsys can produced a netlist without constraint. In that case it's just a RTL to gate translation.