akkafrawy
Newbie level 4
- Joined
- Sep 24, 2011
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,330
Hi everyone,
I want to simulate the effect of mismatch and process variation on the system performance of my SAR Analog to Digital Converter. The system now is simply ideal system with only one transistor level block, the other blocks are written
in Verilog-A code in Cadence-Spectre.
The easiest way to simulate the mismatch and process variation (with 200 M.C. runs) is to use PSS analysis instead of transient simulation (which will be very time consuming) ..
I did the simulation of mismatch and process variation (with 200 M.C. runs) for a continuous time block like Gm stage, but when comes to the system where Verilog-A blocks exist I got the following message:
----------------------------------------------------------------------------------
" Error found by spectre during periodic steady state analysis `pss'.
ERROR (SPCRTRF-15177): PSS analysis doesn't support behavioral module components with hidden states found in component 'DAC_ideal_10b'. Skipped.
Hidden state variable: C_S
Hidden state variable: reset
Analysis `pss' was terminated prematurely due to an error."
-----------------------------------------------------------------------------------
Anybody has an idea how to solve this problem, or suggest another way to simulate the effect of mismatch and process variation (with 200 M.C. runs) on the signal to distortion ratio??
Thank you
I want to simulate the effect of mismatch and process variation on the system performance of my SAR Analog to Digital Converter. The system now is simply ideal system with only one transistor level block, the other blocks are written
in Verilog-A code in Cadence-Spectre.
The easiest way to simulate the mismatch and process variation (with 200 M.C. runs) is to use PSS analysis instead of transient simulation (which will be very time consuming) ..
I did the simulation of mismatch and process variation (with 200 M.C. runs) for a continuous time block like Gm stage, but when comes to the system where Verilog-A blocks exist I got the following message:
----------------------------------------------------------------------------------
" Error found by spectre during periodic steady state analysis `pss'.
ERROR (SPCRTRF-15177): PSS analysis doesn't support behavioral module components with hidden states found in component 'DAC_ideal_10b'. Skipped.
Hidden state variable: C_S
Hidden state variable: reset
Analysis `pss' was terminated prematurely due to an error."
-----------------------------------------------------------------------------------
Anybody has an idea how to solve this problem, or suggest another way to simulate the effect of mismatch and process variation (with 200 M.C. runs) on the signal to distortion ratio??
Thank you