Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problems with low voltage buffer

Status
Not open for further replies.

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
low voltage buffer

hello

i'm trying to design a low voltage buffer. i use the circuit as attached.

low voltage operation is great. i mean for vdd=1.3V it works very good. rail to rail input ensures wide input swing. the opamp works in a unity buffer configuration. with 10uA biasing it has enough driving capabilities for me.

the problem is it doesn't want to work so good for vdd=3.3V. Output swing is quite low.

How to redesign it to have wide output swing also for vdd=3.3V ?

I'd like the out to be about 0.2V - 3.1V

In my design the vdd is variable and changes from 1.3 to 3.3V

Any ideas help or links wanted :)

regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top