Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sir i have vhdl code for 32 bit floating point adder , i checked code it seems correct but it gives wrong result , so any one kindly help me for verify the code and correct the code also give the inputs
Provided you want (or have been advised) to write a floating point adder from the sratch, why did you choose this strange combination of behavioral code but structural code for almost trivial operations?
Why don't you post a readable *.vhd file with usual indention and a reasonable amount of comments?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.