Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

problem with simulation in Modelsim in UNIX environment

Status
Not open for further replies.

kuseraj

Newbie level 5
Joined
May 23, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
when i simulate the ROM module the following error is coming.
pls help me regarding this


Exited with exit code 12. this refers to problem during load or elobaration

vsim rom.v
# ** Error: (vsim-19) Failed to access library 'rom' at "rom".
# No such file or directory. (errno = ENOENT)
# Error loading design
Error loading design
Sender: LSF System <lsfadmin(at)weda8>

pl shelp me regarding this error
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
Do one thing:
do vsim <name of the directory where you compile>.<name of entity/module>

for example:
vsim mywork.rom

where mywork is something you should first create by using vlib

so, as an example the commands will be

vlib mywork
vlog -work mywork rom.v
vsim mywork.rom

assuming that the module name is rom
Kr,
Avi
http://www.vlsiip.com
 

kuseraj

Newbie level 5
Joined
May 23, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
Hai,i
f i use the below code same error is displaying. what to do?



avimit said:
Do one thing:
do vsim <name of the directory where you compile>.<name of entity/module>

for example:
vsim mywork.rom

where mywork is something you should first create by using vlib

so, as an example the commands will be

vlib mywork
vlog -work mywork rom.v
vsim mywork.rom

assuming that the module name is rom
Kr,
Avi
http://www.vlsiip.com
 

satishkumar

Member level 4
Joined
Apr 2, 2006
Messages
70
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,584
hi,

im sati recently i learn myself linux now im comfort in doing c programs in language C,but my intension is to compile vhdl and verilog in linux plz helpme.

mainly i dont know anything how to instal modelsim in linux also.no one is behind me to teach so plz give idea 4rm initial without vexplz plz...

my advance thanxxxxx.....
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top