Problem with segmentation when using VCS

Status
Not open for further replies.
S

shweta_vlsi

Newbie level 6
Joined
May 25, 2007
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,393
Hi all,
Im using VCS for my simulation, when I compile the design with VCS
It gives segmentation fault. Im using VCS2006 in RHEL3.
I use the commands
$vcs -debug file.v
 

Problem in using VCS

$vcs -debug -f file.v
if file.v is a verilog file list, you have to use '-f' to tell vcs you want to compile it instead to treat it as a verilog file.
 

Re: Problem in using VCS

Hi bigrice911,
thansks for u reply, Im trying to compile only verilog file not the list of verilog files.
 

Re: Problem in using VCS

shweta_vlsi said:
Hi all,
Im using VCS for my simulation, when I compile the design with VCS
It gives segmentation fault. Im using VCS2006 in RHEL3.
I use the commands
$vcs -debug file.v
Click to expand...

Clear bug in tool, try their later/latest release. Else send test case to vcs_support <> synops...

Does it work without the -debug flag?

Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…