The problem I am facing is strange.
I ve drawn a schematic for a simple inverter.I ve exported the cdl.When I try to look at the netlist, the components are not identified.
It is showing me just the following lines in my netlist
.subckt tmp VDD VSS IN OUT
.ends tmp