problem with lvs in cadence layout using calibre

Status
Not open for further replies.
U

ultrasonic.1991

Member level 3
Joined
Nov 6, 2015
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
554
hi i'm trying to apply lvs test to the layout of my circuit that is a transimpedance amplifier which uses 4 spiral inductors . i encountered some problems . it gives 16 error which 4 of them is saying "incorrect instances" and point to the 4 spiral inductors . 3 of them is saying incorrect ports and point to the vdd , gnd and input port . another 9 errors say incorrect net and i dont know they are about what ! can someone help me with this errors i attached the file of my layout and my schematic
 

Attachments

  • schematic.rar
    12.1 KB · Views: 119
  • layout.rar
    16.9 KB · Views: 117

It is usually better to post pics instead of files.

Try fixing your port problems first. Make sure your pins labels are correct.

- - - Updated - - -

It is usually better to post pics instead of files.

Try fixing your port problems first. Make sure your pins labels are correct.
 


sounds like the problems I was having. In my case the label text was a different layer than the pins themselves. You might want to check that. After I corrected the issue calibre automatically reduced the number of parallel of devices.
 
i made some changes i checked what you said and now there is 1 port error which points to gnd 4 incorrect instance errors as it was before and 11 net errors. anything i do i cant solve the error about gnd port . i figured that when i put the lable layer to metal1-pin and the pin layer to metal- dg it has the least errors if i change both to metal1-pin it gives more port errors but however the error for gnd doesnt go away .
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…