Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with downloading code on FPGA using Vertix

Status
Not open for further replies.

Naz

Junior Member level 1
Joined
Feb 28, 2005
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,428
I am using Xess SV board V1.1, using Parallel Port.I am getting an eroor "cable connection failed "When trying to download via ISE . On using GXLOAD I am getting an error again . How should I download my code on the FPGA?How can be change the direction of Parallel Port ,making it unidirection?
 

bibo1978

Full Member level 4
Joined
May 1, 2004
Messages
210
Helped
12
Reputation
24
Reaction score
6
Trophy points
1,298
Activity points
2,548
Re: PROBLEM WITH VERTIX

I am not sure but I guess XESS always uses a CPLD to manage the interface between the FPGA and the parallel port, if so in your kit is the case, check that the appropriate confiiguration of the CPLD is on it usually the code comes with the kit, may be this help
 

yego

Full Member level 3
Joined
Oct 28, 2004
Messages
161
Helped
18
Reputation
36
Reaction score
3
Trophy points
1,298
Location
Middle of Nowhere
Activity points
1,840
Re: PROBLEM WITH VERTIX

If you use the ISE WebPack, it is likely that applying the most recent patches will solve the problem. The iMPACT package in some versions had a bug, which Xilinx used to patch in every new release.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top