indomitable12345
Member level 1
please see the attatched verilog source.when i try to synthesize this module with quartus,unwanted latches are being generated for all the output nets..it is sayin that the nets add1_temp,add2_temp,go_temp etc. are retaining their previous value through one or more paths in the always construct...can anyone help me in solving this problem??